Overcome Challenges of Your Highly Constrained PCB Design with PADS
May 27, 2014 === === Layout constraints are an essential part of a PCB design. As the technology in modern electronic devices has become more complex (e.g. increasing speed, decreasing rise time and supply voltage values), signal integrity issues have become a primary concern. For many designs, this means a large percentage of nets require PCB layout constraints to meet signal integrity requirements. This brings two major challenges: creating a proper set of layout constraints for your design and applying those constraints during the PCB layout design process. This paper shows how PADS helps address the challenges of highly constrained designs.

If you have previously registered for any IEEE Spectrum webinar or whitepaper, please login below:

Email *
Password *  Forgot Password?

Email *
Password *
First Name *
Last Name *
Job Title *
Company *
Industry *
Street Address Line 1 *
Street Address Line 2
State/Province *
Zip/Postal Code *
Country *
Work Phone *
Are you an IEEE Member? *
 I would like to receive information from IEEE Spectrum Online on the latest webcasts, news, and technology advances.
* Designates a required field