Reduce Verification Complexity in Low/Multi-Power Designs
September 12, 2013 === === Verification requirements are growing in all market segments. Ensuring these requirements are met requires design verification that goes beyond traditional design rule checking (DRC), layout vs. schematic (LVS) comparison, and electrical rule checking (ERC). Small and large process nodes alike are affected by these requirements, while both system-on-chip (SoC) and full custom designs also need comprehensive reliability coverage. Learn how Calibre PERC can help you: • Understand the interactions between different power domains • Ensure signals and voltage domains are protected for all operating conditions • Get easy-to-use, unambiguous debug results without exhaustive test vectors

If you have previously registered for any IEEE Spectrum webinar or whitepaper, please login below:

Email *
Password *  Forgot Password?
  

Email *
Password *
First Name *
Last Name *
Job Title *
Company *
Industry *
Street Address Line 1 *
Street Address Line 2
City
State/Province *
Zip/Postal Code *
Country *
Work Phone *
Are you an IEEE Member? *
 I would like to receive information from IEEE Spectrum Online on the latest webcasts, news, and technology advances.
* Designates a required field